Change search
ReferencesLink to record
Permanent link

Direct link
Minimering av effektförbrukning i inbyggt system med FPGA
KTH, School of Information and Communication Technology (ICT).
2014 (Swedish)Independent thesis Basic level (professional degree), 10 credits / 15 HE creditsStudent thesisAlternative title
Minimizing power consumption in embedded system using FPGA (English)
Abstract [sv]

Målet med detta examensarbete är att undersoka om det är möjligt att reducera energiförbrukningen i ett inbyggt system m.h.a. en Field Programmable Gate Array (FPGA) med låg effektförbrukning. Genom att flytta en del funktioner från systemets Micro Controller Unit (MCU) till en FPGA, hoppas uppdragsgivaren att systemets MCU kan ges mojligheten att gå över i ett mer energisnålt sömnlage under tillräckligt långa perioder. Rapporten beskriver utvecklingsarbetet från förstudie till implementeriung och test av framtagen design i en FPGA, AGLN250 fran Microsemi. Examensarbetet har visat att det ar fullt mojligt att reducera ett inbyggt systems effektförbrukning m.h.a. en FPGA. Dock måste man, p.g.a. en FPGA:s arkitektur, vara extra aktsam pa hur designen implementeras för att effektförbrukningen inte skall bli högre än förvantat.

Abstract [en]

The purpose of this thesis is to examine the possibility of reducing an embedded system's power consumption through the use of a low-power Field Programmable Gate Array (FPGA). The customer's hope was that by relocating some of the functionality from the system's Micro Controller Unit (MCU) to an FPGA, the system's MCU could remain in its most efficient power saving mode long enough to reduce the average power consumption to an acceptable level. This paper documents the development work, from initial background material studies up to the implementation and test of suggested designs in an actual FPGA, an AGLN250 from Microsemi. The thesis work has demonstrated that it is possible to reduce the power consumption of the customer's system by relocating some of the MCU functionality to an FPGA. However, due to an FPGA's architecture, care must be taken to ensure that the design is implemented in such a way that the signal activity is reduced as far as possible. Otherwise the power consumption might end up higher than expected.

Place, publisher, year, edition, pages
2014. , 70 p.
TRITA-ICT-EX, 2014:75
Keyword [en]
Power consumption, FPGA, MCU, ADC, Embedded System
Keyword [sv]
Effektförbrukning, FPGA, MCU, ADC, Embedded System
National Category
Computer and Information Science
URN: urn:nbn:se:kth:diva-177156OAI: diva2:871616
Available from: 2015-12-08 Created: 2015-11-16 Last updated: 2015-12-08Bibliographically approved

Open Access in DiVA

No full text

By organisation
School of Information and Communication Technology (ICT)
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 28 hits
ReferencesLink to record
Permanent link

Direct link