Change search
ReferencesLink to record
Permanent link

Direct link
Reconfigurable Network Processor Implementation
KTH, School of Information and Communication Technology (ICT).
2014 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Since most protocols use a limited set of basic functions to define the protocol, the feasibility of runtime reconfigurable network protocol processor is studied in this thesis for next generation of Ericsson’s EMCAs (Ericsson Multi Core Architecture).

For this purpose, common blocks between two protocols of 10G Ethernet and CPRI4.2 was implemented in RTL level. For block level reconfigurability, generic function blocks are implemented in SystemVerilog, tested in ModelSim and synthesized in Synopsys 28nm technology. To achieve system level reconfigurability, muxing structure is used for blocks communications with an enable controller function.

The results presented in this work, confirm that it is possible to implement a runtime reconfigurable protocol processor in RTL level.

This work was performed at Ericsson AB, Digital ASIC Group at Kista, Stockholm, Sweden during the time period of September 2013 to May 2014.

Place, publisher, year, edition, pages
2014. , 59 p.
TRITA-ICT-EX, 2014:131
National Category
Computer and Information Science
URN: urn:nbn:se:kth:diva-177360OAI: diva2:872457
Available from: 2015-11-19 Created: 2015-11-19 Last updated: 2015-11-19Bibliographically approved

Open Access in DiVA

No full text

By organisation
School of Information and Communication Technology (ICT)
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 47 hits
ReferencesLink to record
Permanent link

Direct link