Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design exploration of graphene-FET based ring-oscillator circuits: A test-bench for large-signal compact models
Technical University of Catalonia.
STMicroelectronics.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0003-3802-7834
Show others and affiliations
2015 (English)In: IEEE International Symposium on Circuits and Systems (ISCAS), IEEE Communications Society, 2015, 2716-2719 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper presents a design-oriented characterization of ring-oscillator (RO) circuits based on complementary-inverters (INVs) implemented with graphene-FET (GFET) devices. A large-signal GFET compact model based on drift-diffusion transport is benchmarked at the circuit level against a second GFET compact model based on virtual source. Transient-based simulations of a 3-cell RO yield performance metrics in terms of operating frequency and voltage dynamic range. Against these metrics, a comprehensive design space exploration covering as input design variables parameters as GFET gate-oxide thickness tOX and channel-length L is presented. Methodologically, the work presents a general-purpose design framework, illustrated for ROs, which establishes a vertical circuit-device co-design environment. Its double-fold outcome is to provide guidelines both to bottom-up dimension and size the circuit, as well as top-down refine GFET device models and in turn GFET technology.

Place, publisher, year, edition, pages
IEEE Communications Society, 2015. 2716-2719 p.
Series
IEEE International Symposium on Circuits and Systems, ISSN 0271-4302
Keyword [en]
graphene, model, FET
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Electrical Engineering
Identifiers
URN: urn:nbn:se:kth:diva-177549DOI: 10.1109/ISCAS.2015.7169247ISI: 000371471002262Scopus ID: 2-s2.0-84946214853ISBN: 978-1-4799-8391-9 (print)OAI: oai:DiVA.org:kth-177549DiVA: diva2:873225
Conference
IEEE International Symposium on Circuits and Systems (ISCAS)
Projects
GRADE
Funder
EU, FP7, Seventh Framework Programme, 317839
Note

QC 20151214

Available from: 2015-11-23 Created: 2015-11-23 Last updated: 2016-04-25Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Rusu, Ana

Search in DiVA

By author/editor
Rodriguez, SaulRusu, AnaLemme, Max
By organisation
Integrated Devices and Circuits
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 26 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf