Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE credits
Graphene, a remarkable material has not only opened new doors for the CMOS world of ever increasing integration but also has fueled the scientific curiosity to create a new class of 2‐dimensional materials. Among the one-dimensional carbon nanotubes and 3-dimensional Bucky balls of 60 carbon atoms (C60), graphene surely was the missing link. This 2-dimensional flat land, not only changed the conventional 3-D attributes of electron gas but also past the barrier of equilibrium transport for Dirac fermions.
Traditional methods of fabricating any transistor involve photolithography using organic photoresists to deposit source, drain and gate electrodes. This approach seems logical in micro‐fabrication of FETs but photoresist application and subsequent cleaning unavoidably cause doping of the delicate monatomic graphene layer. In this project, stencil lithography, a contact less lithography technique is applied to build G-FETs to minimize unintentional doping of graphene.
This master thesis focuses on the fabrication of G-FETs on wafer-scale flexible substrates (Parylene) using large area CVD‐grown graphene. Experimental work on transfer of large area CVD‐grown graphene layer from transition metal substrate, in this case Copper, to desired substrate, and electrical behavior of top and bottom gated devices are reported.
2013. , 39 p.