Change search
ReferencesLink to record
Permanent link

Direct link
Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems with Checkpointing and Replication
2009 (English)In: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, E-ISSN 1557-9999, Vol. 17, no 3, 389-402 p.Article in journal (Refereed) Published
Abstract [en]

We present an approach to the synthesis of fault-tolerant hard real-time systems for safety-critical applications. We use checkpointing with rollback recovery and active replication for tolerating transient faults. Processes and communications are statically scheduled. Our synthesis approach decides the assignment of fault-tolerance policies to processes, the optimal placement of checkpoints and the mapping of processes to processors such that multiple transient faults are tolerated and the timing constraints of the application are satisfied. We present several design optimization approaches which are able to find fault-tolerant implementations given a limited amount of resources. The developed algorithms are evaluated using extensive experiments, including a real-life example.

Place, publisher, year, edition, pages
IEEE , 2009. Vol. 17, no 3, 389-402 p.
National Category
Mechanical Engineering
URN: urn:nbn:se:kth:diva-179129DOI: 10.1109/TVLSI.2008.2003166ISI: 000263604900008ScopusID: 2-s2.0-63149107437OAI: diva2:881389

QC 20151211

Available from: 2015-12-10 Created: 2015-12-10 Last updated: 2015-12-11Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Izosimov, Viacheslav
In the same journal
IEEE Transactions on Very Large Scale Integration (vlsi) Systems
Mechanical Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 14 hits
ReferencesLink to record
Permanent link

Direct link