Change search
ReferencesLink to record
Permanent link

Direct link
Analysis and Optimization of Fault-Tolerant Embedded Systems with Hardened Processors
Computer and Information Science Dept., Linköping University, Sweden.ORCID iD: 0000-0003-1768-6697
Show others and affiliations
2009 (English)Conference paper (Refereed)
Abstract [en]

In this paper we propose an approach to the design optimization of fault-tolerant hard real-time embedded systems, which combines hardware and software fault tolerance techniques. We trade-off between selective hardening in hardware and process re-execution in software to provide the required levels of fault tolerance against transient faults with the lowest-possible system costs. We propose a system failure probability (SFP) analysis that connects the hardening level with the maximum number of re-executions in software. We present design optimization heuristics, to select the fault-tolerant architecture and decide process mapping such that the system cost is minimized, deadlines are satisfied, and the reliability requirements are fulfilled.

Place, publisher, year, edition, pages
2009. 682-687 p.
National Category
Mechanical Engineering
Identifiers
URN: urn:nbn:se:kth:diva-179485DOI: 10.1109/DATE.2009.5090752OAI: oai:DiVA.org:kth-179485DiVA: diva2:883482
Conference
Design Automation and Test in Europe (DATE 2009), Nice, France.
Note

QC 20160120

Available from: 2015-12-17 Created: 2015-12-17 Last updated: 2016-01-20Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Izosimov, Viacheslav
Mechanical Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 6 hits
ReferencesLink to record
Permanent link

Direct link