Change search
ReferencesLink to record
Permanent link

Direct link
Synthesis of Fault-Tolerant Embedded Systems
Dept. of Computer and Information Science, Linköping University, SE-581 83 Linköping, Sweden.ORCID iD: 0000-0003-1768-6697
2008 (English)In: Proceedings -Design, Automation and Test in Europe, DATE, 2008, 1117-1122 p.Conference paper (Refereed)
Abstract [en]

This work addresses the issue of design optimization for fault-tolerant hard real-time systems. In particular, our focus is on the handling of transient faults using both checkpointing with rollback recovery and active replication. Fault tolerant schedules are generated based on a conditional process graph representation. The formulated system synthesis approaches decide the assignment of fault-tolerance policies to processes, the optimal placement of checkpoints and the mapping of processes to processors, such that multiple transient faults are tolerated, transparency requirements are considered, and the timing constraints of the application are satisfied.

Place, publisher, year, edition, pages
2008. 1117-1122 p.
National Category
Mechanical Engineering
Identifiers
URN: urn:nbn:se:kth:diva-179557DOI: 10.1109/DATE.2008.4484825ScopusID: 2-s2.0-49849097900OAI: oai:DiVA.org:kth-179557DiVA: diva2:883506
Conference
Design, Automation, and Test in Europe (DATE 2008), Munich, Germany.
Note

QC 20161020

Available from: 2015-12-17 Created: 2015-12-17 Last updated: 2016-01-20Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Izosimov, Viacheslav
Mechanical Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 10 hits
ReferencesLink to record
Permanent link

Direct link