Change search
ReferencesLink to record
Permanent link

Direct link
Design Optimization of Time- and Cost- Constrained Fault-Tolerant Distributed Embedded Systems
Computer and Information Science Dept., Linköping University, Sweden.ORCID iD: 0000-0003-1768-6697
2005 (English)Conference paper (Other academic)
Abstract [en]

In this paper we present an approach to the design optimization of fault tolerant embedded systems for safety-critical applications. Processes are statically scheduled and communications are performed using the time-triggered protocol. We use process re-execution and replication for tolerating transient faults. Our design optimization approach decides the mapping of processes to processors and the assignment of fault-tolerant policies to processes such that transient faults are tolerated and the timing constraints of the application are satisfied. We present several heuristics which are able to find fault-tolerant implementations given a limited amount of resources. The developed algorithms are evaluated using extensive experiments, including a real-life example.

Place, publisher, year, edition, pages
2005. 864-869 p.
National Category
Mechanical Engineering
URN: urn:nbn:se:kth:diva-179568DOI: 10.1109/DATE.2005.116ISI: 000228086900169ScopusID: 2-s2.0-33646914393OAI: diva2:884283
Design Automation and Test in Europe Conference (DATE 2005), Munich, Germany.

QC 20160119

Available from: 2015-12-17 Created: 2015-12-17 Last updated: 2016-01-19Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Izosimov, Viacheslav
Mechanical Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 33 hits
ReferencesLink to record
Permanent link

Direct link