Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
System-Level Architectural Hardware Synthesis for Digital Signal Processing Sub-Systems
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems. (Electronic Systems)ORCID iD: 0000-0002-4157-4487
2015 (English)Doctoral thesis, monograph (Other academic)
Abstract [en]

This thesis presents a novel system-level synthesis framework called System-Level Architectural Synthesis Framework (SYLVA), which synthesizes DigitalSignal Processing (DSP) sub-systems modeled by synchronous data ?ow intohardware implementations in Application-Specific Integrated Circuit (ASIC),Field-Programmable Gate Array (FPGA) or Coarse-Grained ReconfigurableArchitecture (CGRA) style. SYLVA synthesizes in terms of pre-characterizedFunction Implementations (FIMPs). It explores the design space in threedimensions, number of FIMPs, type of FIMPs, and pipeline parallelism be-tween the producing and consuming FIMPs. SYLVA also introduces timingand interface model of FIMPs to enable reuse and automatic generation ofGlobal Interconnect and Control (GLIC) to glue the FIMPs together into aworking system. SYLVA has been evaluated by applying it to several realand synthetic DSP applications and the experimental results are analyzedfor the design space exploration, the GLIC synthesis, the code generation,and the CGRA floorplanning features. The conclusion from the experimentalresults is that by exploring the multi-dimensional design space in terms ofpre-characterized FIMPs, SYLVA explores a richer design space and does itmore effectively compared to the existing High-Level Synthesis (HLS) toolsto improve both engineering and computational efficiency.

Place, publisher, year, edition, pages
Stockholm: KTH Royal Institute of Technology, 2015. , xxii, 193 p.
Series
TRITA-ICT, 2015:28
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Electrical Engineering
Identifiers
URN: urn:nbn:se:kth:diva-180441ISBN: 978-91-7595-799-9 (print)OAI: oai:DiVA.org:kth-180441DiVA: diva2:893852
Public defence
2016-02-18, Sal/hall C, Elektrum, KTH-ICT, Kista, 13:00 (English)
Opponent
Supervisors
Note

QC 20160125

Available from: 2016-01-25 Created: 2016-01-13 Last updated: 2017-03-30Bibliographically approved

Open Access in DiVA

Thesis(6698 kB)265 downloads
File information
File name FULLTEXT01.pdfFile size 6698 kBChecksum SHA-512
338596d8f3ae9251b4b51ada9c0e1eae02aeabc02baf3697d0bd1d5ca8247b2f8b1d7137d0c6300d64cc1e8f5e0dd3019059f96f1e811269bf0537d8473014c8
Type fulltextMimetype application/pdf

Authority records BETA

Li, Shuo

Search in DiVA

By author/editor
Li, Shuo
By organisation
Electronics and Embedded Systems
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 265 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 150 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf