Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Customization of OpenCL applications for efficient task mapping under heterogeneous platform constraints
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.
Show others and affiliations
2015 (English)In: Proceedings -Design, Automation and Test in Europe, DATE, IEEE conference proceedings, 2015, 736-741 p.Conference paper, Published paper (Refereed)
Resource type
Text
Abstract [en]

When targeting an OpenCL application to platforms with multiple heterogeneous accelerators, task tuning and mapping have to cope with device-specific constraints. To address this problem, we present an innovative design flow for the customization and performance optimization of OpenCL applications on heterogeneous parallel platforms. It consists of two phases: 1) a tuning phase that optimizes each application kernel for a given platform and 2) a task-mapping phase that maximizes the overall application throughput by exploiting concurrency in the application task graph. The tuning phase is suitable for customizing parameterized OpenCL kernels considering device-specific constraints. Then, the mapping phase improves task-level parallelism for multi-device execution accounting for the overhead of memory transfers - overheads implied by multiple OpenCL contexts for different device vendors. Benefits of the proposed design flow have been assessed on a stereo-matching application targeting two commercial heterogeneous platforms.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2015. 736-741 p.
Keyword [en]
Design, Application tasks, Heterogeneous platforms, Innovative design, Parallel platforms, Parameterized, Performance optimizations, Stereo matching, Task level parallelisms, Mapping
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:kth:diva-181642Scopus ID: 2-s2.0-84945952586ISBN: 9783981537048 (print)OAI: oai:DiVA.org:kth-181642DiVA: diva2:912376
Conference
2015 Design, Automation and Test in Europe Conference and Exhibition, DATE 2015, 9 March 2015 through 13 March 2015
Note

QC 20160316

Available from: 2016-03-16 Created: 2016-02-02 Last updated: 2016-03-16Bibliographically approved

Open Access in DiVA

No full text

Scopus

Search in DiVA

By author/editor
Robino, FransescoSander, Ingo
By organisation
Electronics and Embedded Systems
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar

Total: 1 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf