Change search
ReferencesLink to record
Permanent link

Direct link
Going for brain-scale integration - Using FPGAS, TSVs and NOC based artificial neural networks: A case study
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.
2014 (English)In: 11th FPGAworld Conference - Academic Proceedings 2014, FPGAWorld 2014, ACM Digital Library, 2014Conference paper (Refereed)Text
Abstract [en]

With better understanding of brain's massive parallel processing, brain-scale integration has been announced as one of the key research area in modern times and numerous efforts has been done to mimic such models. Multicore architectures, Network-On-Chip, 3D stacked ICs with TSVs, FPGA's growth beyond Moore's law and new design methodologies like high level synthesis will ultimately lead us toward single- and multi-chip solutions of Artificial Neural Net models comprising of millions or even more neurons per chip. Historically ANNs have been emulated as either software models, ASICs or a hybrid of both. Software models are very slow while ASICs based designs lacks plasticity. FPGA consumes a little more power but offer the flexibility of software and performance of ASICs along with basic requirement of plasticity in the form of reconfigurability. However, the traditional bottom up approach for building large ANN models is no more feasible and wiring along with memory becomes major bottlenecks when considering networks comprised of large number of neurons. The aim of this paper is to present a design space exploration of large-scale ANN models using a scalable NOC based architecture together with high level synthesis tools to explore the feasibility of implementing brain-scale ANNs on FPGAs using 3D stacked memory structures.

Place, publisher, year, edition, pages
ACM Digital Library, 2014.
Keyword [en]
ANN, Brain-Scale Integration, FPGA, NoC, TSVs
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:kth:diva-187552DOI: 10.1145/2674095.2674098ScopusID: 2-s2.0-84958545388ISBN: 9781450331302OAI: diva2:936772
11th FPGAworld Conference, FPGAWorld 2014, 9 September 2014 through 11 September 2014

QC 20160614

Available from: 2016-06-14 Created: 2016-05-25 Last updated: 2016-06-14Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Öberg, Johnny
By organisation
Electronics and Embedded Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 3 hits
ReferencesLink to record
Permanent link

Direct link