Open this publication in new window or tab >> Show others...
2017 (English) In: ECS Journal of Solid State Science and Technology, ISSN 2162-8769, E-ISSN 2162-8777, Vol. 6, no 9, p. Q114-Q119Article in journal (Refereed) Published
Abstract [en] In this work, a novel CMOS compatible process for Si-based materials has been presented to form SiGe nanowires (NWs) on SiGe On Insulator (SGOI) wafers with unprecedented thermoelectric (TE) power factor (PF). The TE properties of SiGe NWs were characterized in a back-gate configuration and a physical model was applied to explain the experimental data. The carrier transport in NWs was modified by biasing voltage to the gate at different temperatures. The PF of SiGe NWs was enhanced by a factor of >2 in comparison with bulk SiGe over the temperature range of 273 K to 450 K. This enhancement is mainly attributed to the energy filtering of carriers in SiGe NWs, which were introduced by imperfections and defects created during condensation process to form SiGe layer or in NWs during the processing of NWs.
Place, publisher, year, edition, pages
Electrochemical Society, 2017
National Category
Other Physics Topics
Identifiers urn:nbn:se:kth:diva-218384 (URN) 10.1149/2.0021710jss (DOI) 000418363500019 () 2-s2.0-85033793013 (Scopus ID)
Funder Swedish Foundation for Strategic Research , EM-011-0002Swedish Energy Agency, 43521-1Knut and Alice Wallenberg Foundation
Note QC 20171128
2017-11-282017-11-282024-03-15 Bibliographically approved