Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
IncineRate: Multi-Modal FPGA Accelerator Architecture for SCNNs
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektroteknik, Elektronik och inbyggda system.ORCID-id: 0009-0007-3374-4355
KTH, Skolan för elektroteknik och datavetenskap (EECS), Datavetenskap, Programvaruteknik och datorsystem, SCS.ORCID-id: 0000-0001-5452-6794
2025 (engelsk)Inngår i: Proceedings - 2025 IEEE 18th International Symposium on Embedded Multicore/Many-core Systems-on-Chip, MCSoC 2025, Institute of Electrical and Electronics Engineers (IEEE) , 2025, s. 165-172Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Spiking Neural Networks (SNNs) are a promising alternative to conventional Artificial Neural Networks (ANNs) due to their biological interpretability and capability to exploit sparse computation. Specialized hardware for SNNs has potential advantages over general-purpose devices in terms of power and performance. However, the computational requirements of modern Spiking Convolutional Neural Networks (SCNNs) renders most SNN hardware inefficient for SCNN acceleration. As a step towards efficient SCNN acceleration, we present IncineRate, a flexible FPGA-based SCNN accelerator architecture. IncineRate has built-in support for many SCNNs, such as AlexNet, VGG16, and ResNets, and can be extended to support other network models. The number of simulation time steps, the network architecture, and other settings are specified at run time, so an already deployed device can execute multiple networks without reconfiguration. Our results show that IncineRate achieves state-of-the-art classification accuracy among FPGA-based SCNNs on CIFAR10 and CIFAR100.

sted, utgiver, år, opplag, sider
Institute of Electrical and Electronics Engineers (IEEE) , 2025. s. 165-172
Emneord [en]
computer vision, fpga, neuromorphic architecture, reconfigurable hardware, scnn
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-378751DOI: 10.1109/MCSoC67473.2025.00035Scopus ID: 2-s2.0-105032437580OAI: oai:DiVA.org:kth-378751DiVA, id: diva2:2049951
Konferanse
18th International Symposium on Embedded Multicore/Many-core Systems-on-Chip, MCSoC 2025, Singapore, Singapore, December 15-18, 2025
Merknad

Part of ISBN 9798331565718

QC 20260331

Tilgjengelig fra: 2026-03-31 Laget: 2026-03-31 Sist oppdatert: 2026-03-31bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Person

Lindqvist, Björn A.Podobas, Artur

Søk i DiVA

Av forfatter/redaktør
Lindqvist, Björn A.Podobas, Artur
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 17 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf